

# ENGINEERING TALENT FOR SEMICONDUCTOR INDUSTRY PROGRAM

# ETS I

## Introduction to Advanced Packaging Techniques: 2.5D, 3D, Chiplets and Integration Technologies



# Introduction to Advanced Packaging Techniques: 2.5D, 3D, Chiplets and Integration Technologies

## INTRODUCTION

Step into the world beyond traditional scaling, where innovation is driven not just by silicon, but by how it is integrated. This course offers a compelling introduction to modern semiconductor packaging technologies—focusing on advanced packaging, heterogeneous integration, and chiplet architectures that power today's High-Performance Computing (HPC) and AI systems.

## COURSE OVERVIEW

Participants will gain clear insights into how cutting-edge packages are designed and manufactured, exploring key fabrication processes, system-level integration challenges, and reliability considerations. Through real-world industry case studies, the course connects theory to practice—revealing how leading semiconductor companies are pushing performance, bandwidth, and efficiency beyond conventional limits.

By the end of the course, participants will understand how advanced packaging is redefining system architecture and enabling the next generation of computing innovation.

## COURSE OUTCOME

Upon successful completion this course, participants will be able to:

- Describe the fundamentals and evolution of semiconductor packaging technologies.
- Compare traditional and advanced IC packaging methods used in modern electronic systems.
- Explain the principles and processes of 2.5D/3D IC integration and heterogeneous packaging technologies.
- Identify key design, assembly, and reliability challenges in advanced semiconductor packaging.
- Evaluate advanced packaging solutions for applications in AI, HPC, mobile, and data center devices.

## TARGET PARTICIPANT

This course is intended for technical professionals who wish to gain foundational knowledge and an introduction to Advanced Packaging.

- Managers
- Semiconductor Process Engineers
- Packaging Engineers
- Product & Test Engineers
- R&D Engineers in advanced packaging
- Q&R Engineers
- Design Engineers
- Yield Engineers
- Projects Leads
- Integration Engineers
- Technical professionals in the field of advanced packaging

Day	Training Outline
<p style="text-align: center;"><b>Day 1</b> 9am - 5pm (Module 1: Foundations &amp; Overview of IC Packaging Techniques)</p>	<p><b>1. Fundamentals of Electronic Packaging</b></p> <ul style="list-style-type: none"> <li>• Role and functions of semiconductor packaging</li> <li>• Evolution of packaging technologies from wire-bond to advanced packaging</li> <li>• Trends &amp; Key Technologies</li> <li>• Introduction to 3D IC Packaging, 3D IC Integration and 3D Silicon Integration, Yield Introduction</li> <li>• Applications across mobile, High-Performance Computing (HPC), AI, and data center devices</li> </ul>
	<p><b>2. Semiconductor Packaging Structures and Industry Trends</b></p> <ul style="list-style-type: none"> <li>• Traditional vs advanced packaging architectures</li> <li>• Industry drivers: Moore’s Law limitations and system scaling</li> <li>• Emerging R&amp;D trends in heterogeneous integratio</li> </ul>
	<p><b>3. Overview of Advanced Packaging Technologies</b></p> <ul style="list-style-type: none"> <li>• Flip-Chip packaging architecture and assembly</li> <li>• Wafer-Level Packaging (WLP) fundamentals</li> <li>• System-in-Package (SiP) integration approaches</li> </ul>
	<p><b>4. Fan-In and Fan-Out Wafer-Level Packaging</b></p> <ul style="list-style-type: none"> <li>• Fan-in Wafer-Level Packaging (WLP) architecture and limitations</li> <li>• Fan-out Wafer-Level Packaging (WLP) process flow and advantages</li> <li>• Panel-level packaging (PLP) developments</li> <li>• Industry case studies of fan-out integration</li> </ul>
	<p><b>5. Workshop/Discussion</b></p> <ul style="list-style-type: none"> <li>• Yield case study</li> <li>• Wire bond vs flip chip die area impact</li> </ul>

Day	Training Outline
<p style="text-align: center;"><b>Day 2</b>  <b>9am - 5pm</b>  <b>(Module 2: 3D IC and Heterogeneous Integration)</b></p>	<p><b>1. Introduction to 3D IC Concepts and Heterogeneous Integration</b></p> <ul style="list-style-type: none"> <li>• Evolution from traditional 2D packaging to 2.5D and 3D IC architectures</li> <li>• Definition and importance of heterogeneous integration in advanced semiconductor systems</li> <li>• Key advantages of 3D integration including higher bandwidth, reduced latency, and improved system performance</li> <li>• Industry applications in AI processors, high-performance computing, and mobile devices</li> </ul>
	<p><b>2. Comparison of Fan-In vs Fan-Out Packages</b></p> <ul style="list-style-type: none"> <li>• Overview of Wafer Level Packaging (WLP) technologies</li> <li>• Structure and characteristics of Fan-In Wafer Level Packaging (FIWLP)</li> <li>• Structure and advantages of Fan-Out Wafer Level Packaging (FOWLP)</li> <li>• Comparison of fan-in and fan-out packages in terms of I/O density, package size, and system applications</li> </ul>
	<p><b>3. Overview of Chiplet Technologies, Standards and Design Consideration</b></p> <ul style="list-style-type: none"> <li>• Introduction to chiplet-based architecture and system disaggregation</li> <li>• Overview of chiplet interconnect standards such as Universal Chiplet Interconnect Express (UCIe) and Advanced Interface Bus (AIB)</li> <li>• Key design considerations including bandwidth, latency, power delivery, and signal integrity</li> <li>• Benefits of chiplet integration including improved yield, modular</li> </ul>
	<p><b>4. Interposer Technologies</b></p> <ul style="list-style-type: none"> <li>• Silicon interposers</li> <li>• Organic interposers</li> <li>• Fabrication techniques and design considerations</li> </ul>
	<p><b>5. Assembly Processes for 2.5D Integration</b></p> <ul style="list-style-type: none"> <li>• Die-to-interposer bonding</li> <li>• Microbump assembly</li> <li>• Yield challenges in large interposer systems</li> </ul>

Day	Training Outline
<p style="text-align: center;"><b>Day 2</b>  <b>9am - 5pm</b>  <b>(Module 2: 3D IC and Heterogeneous Integration)</b></p>	<p><b>6. Copper-to-Copper and Dielectric Hybrid Bonding</b></p> <ul style="list-style-type: none"> <li>• Principles of copper-to-copper direct bonding technology</li> <li>• Overview of dielectric hybrid bonding mechanisms</li> <li>• Key process steps including surface preparation, alignment, bonding, and annealing</li> <li>• Advantages of hybrid bonding for fine pitch interconnect and high-density die stacking</li> </ul>
	<p><b>7. Through Silicon Via (TSV) and Through Glass Via (TGV) Technologies</b></p> <ul style="list-style-type: none"> <li>• Introduction to Through Silicon Via (TSV) technology for vertical integration</li> <li>• Key TSV fabrication steps including via etching, insulation, barrier deposition, and copper filling</li> <li>• Overview of Through Glass Via (TGV) technology and glass interposers</li> <li>• Comparison of TSV and TGV in terms of electrical performance, manufacturing complexity, and applications</li> </ul>
	<p><b>8. Microbump Technology and Die Stacking Integration</b></p> <ul style="list-style-type: none"> <li>• Introduction to microbump interconnect technology in advanced packaging</li> <li>• Microbump fabrication process including Under Bump Metallurgy (UBM) formation, bump deposition, and reflow</li> <li>• Role of microbumps in 2.5D interposer and 3D IC die stacking</li> <li>• Integration challenges including alignment accuracy, bump pitch scaling, and reliability</li> </ul>
	<p><b>9. Case Study</b></p>

## TRAINERS PROFILE



Ng Sea Chooi is a master trainer and semiconductor technology specialist with deep expertise in advanced packaging, wafer fabrication processes, and semiconductor manufacturing tools. He develops and delivers high-impact training programs for engineers across all levels, focusing on practical skill-building in areas such as 2.5D/3D integration, fan-out technologies, hybrid bonding, and front-end process fundamentals.

In addition to training, Sea Chooi provides consulting support for semiconductor fabrication tools, offering guidance on process setup, equipment capability, and manufacturing best practices. Known for his clarity, technical depth, and hands-on approach, he is committed to elevating engineering competencies within the semiconductor industry.



Daniel Soon is a semiconductor technology specialist and master trainer with over 20 years of industry experience spanning testing, yield optimization, data analytics, wafer fabrication, and advanced packaging integration, including bumping technology. He develops and delivers high-impact training for both technical and non-technical audiences, translating complex concepts into practical business and operational insights, with focus areas including 2.5D/3D integration, fan-out packaging, and heterogeneous integration. In addition, he provides consulting support in process optimization, yield improvement, and manufacturing best practices, and is known for his clear, structured delivery and ability to bridge engineering knowledge with business understanding.

## RELATED ADVANCED PACKAGING TRAINING COURSES

Upon completion of this beginner-level training, participants may further enhance their knowledge and skills by progressing to the following intermediate-level training programs.

### INTERMEDIATE LEVEL

- CoWoS Technology for AI Systems and HPC Packaging Integration (1 day)
- Advanced Packaging Thermal Management for 2.5D and HPC Applications (1 day)
- Advanced Packaging Reliability and Failure Mode (1 day)

# TRAINING PROVIDER



## ABOUT CREST

Launched in 2012, CREST was formed to address Malaysia's E&E needs to grow the Research, Development and Commercialisation (R&D&C) ecosystem through market driven collaborative R&D and Talent Development. While CREST is industry-led, its member representation is the triple helix of Government, Industry and Academia. As of July 2023, CREST is officially an agency of Ministry of Trade, Investment and Industry (MITI).

## ABOUT ETSI

In alignment with the National Semiconductor Strategic Plan (NSS), the development of local talent is a key pillar in driving the growth of the Electrical & Electronics (E&E) industry, with a particular focus on semiconductor technology. To meet the projected industry demand, the NSS targets the training of 60,000 engineers. In support of this objective, the Engineering Talent for Semiconductor Industry (ETSI) program has been established by CREST as a strategic talent development initiative to facilitate the effective implementation of the NSS.

# CONTACT US

SUFIAN - 012-9480506

sufian@crest.my  
training@crest.my